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Abstract. Convolutional nets have been shown to achieve state-of-the-art ac-
curacy in many biomedical image analysis tasks. Many tasks within biomedical
analysis domain involve analyzing volumetric (3D) data acquired by CT, MRI and
Microscopy acquisition methods. To deploy convolutional nets in practical work-
ing systems, it is important to solve the efficient inference problem. Namely, one
should be able to apply an already-trained convolutional network to many large
images using limited computational resources. In this paper we present PZnet, a
CPU-only engine that can be used to perform inference for a variety of 3D convo-
lutional net architectures. PZNet outperforms MKL-based CPU implementations
of PyTorch and Tensorflow by more than 3.5x for the popular U-net architecture.
Moreover, for 3D convolutions with low featuremap numbers, cloud CPU infer-
ence with PZnet outperfroms cloud GPU inference in terms of cost efficiency.
Keywords: image segmentation, 3D convolutions, SIMD, Intel Xeon
1 Introduction
Convolutional neural networks (ConvNets) are becoming the primary choice of au-
tomated biomedical image analysis [20,21,11,13], achieving superhuman accuracy for
tasks such as chest X-ray anomaly detection[19], neuron segmentation [14] and more[17].
Many tasks within biomedical analysis domain involve analyzing volumetric data ac-
quired by CT, MRI and Microscopy acquisition methods. As a result, tasks such as
organ/substructure segmentation, object/lesion detection and exam classification com-
monly employ 3D ConvNets [16].
Computational costs of ConvNet inference, which involves applying an already
trained ConvNet to new images, is of a particular concern to the biomedical image
analysis community. Each super resolution volumetric specimen can grow to the order
of 10, 0003 voxels [23,24], resulting in vast amounts of data to be analyzed. Addition-
ally, convolution operations often require more computation per pixel in 3D than 2D,
which increases computational demand of 3D ConvNet inference. High computational
costs of processing datasets can serve as a limiting factor in the quality of analysis.
Thus, increasing utilization of available hardware resources for 3D ConvNet inference
is a critical task.
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Modern deep learning frameworks such as Theano [5], Caffe [12], MXNet[6], Ten-
sorflow [4] and Pytorch [8] are mostly optimized for processing of 2D images, and
achieve lower hardware utilization on both CPU and GPU platforms for 3D tasks. In
this work we show that CPU efficiency for 3D ConvNet inference can be improved by
up to 4x, which results in higher utility of existing CPU infrastructure and makes CPU
inference a competitive choice in the cloud setting.
The main contribution of this work is an inference-only deep learning engine called
PZnet, which is specifically optimized for 3D inference on Intel Xeon CPUs. PZnet
utilizes ZnnPhi[26], a state-of-the-art direct 3D convolution implementation. ZnnPhi
relies on template-based metaprogramming and requires a custom data layout, which
makes it not compatible with mainstream deep learning frameworks. For this reason, we
created a special inference-only framework PZnet. A convolutional net can be trained
using a mainstream deep learning framework, and then imported to PZnet when large-
scale inference is required.
PZnet implements a number of unique optimizations that complete operations re-
quired by several layers in one memory traversal. Reducing the number of memory
traversals can be critical for achieving high performance on CPU platforms. These layer
fusions are applicable to a number of ConvNet architectures, and can reduce inference
time by up to 12%.
PZnet outperforms MKL-based [1] CPU implementations of PyTorch and Tensor-
flow by 3-8x, depending on the network architecture and hardware platform. Moreover,
we show that based on current cloud compute prices, PZnet CPU inference is competi-
tive with cuDNN based GPU inference. For inference of a real-world residual 3D Unet
architecture [14], PZnet is able to outperform GPU inference in terms of cost efficiency
by over 50%. To the best of our knowledge, this is the first work to show CPU inference
to beat GPU inference in terms of cloud cost.
2 PZnet
2.1 Problem Statement
The goal of this work is to reduce the computational costs of running large scale 3D
dense prediction tasks. We achieve this goal by maximizing efficiency of 3D ConvNet
inference on CPUs. More specifically, we focus on Intel Xeon processors. A high effi-
ciency CPU inference engine would improve the utility of existing CPU cluster infras-
tructure and reduce the costs spent on cloud resources.
2.2 Overview
PZnet is a deep learning engine for 3D inference on Intel Xeon processors. PZnet
achieves high efficiency through employing a specialized convolution implementation
and performing a series of inter-layer optimizations. PZnet is compatible with the stan-
dard Caffe prototxt network specification format, which simplifies importing models
trained in other frameworks. PZnet provides support for the following layers:
– Convolution, strided and non-strided
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– Deconvolution, strided and non-strided
– Batch Normalization
– Scale
– ReLU
– ELU
– Sigmoid
– Elementwise (Addition, Difision, Multiplication)
– MergeCrop
– Pooling (Average, Max)
PZnet consists of 2 parts – a network generator and an inference API. Network
generator compiles the provided model specifications into so-called network files. Net-
work files are shared library objects that are distributed to worker machines. Workers
run inference by accessing the models within the network files through PZnet python
inference API.
PZNet employs ZnnPhi, which, to the best of our knowledge, is the most efficient
3D direct convolution implementation known up to date. ZnnPhi achieves high perfor-
mance though utilizing SIMD instructions in a cache efficient way, and is compatible
with SSE4, AVX, AVX2 and AVX512 SIMD instruction families.
ZnnPhi requires image and kernel data to conform to a specific data layout. An
image tensor with B batches, F featuremaps, and X,Y, Z spacial dimensions has to be
stored as an array with dimensionsB×dF/Se×X×Y ×Z×S, where S is the width of
the SIMD unit. A kernel tensor of size F ′×F×Kx×Ky×Kz will be stored as an array
with dimensions dF ′/Se × dF/Se ×KX ×KY ×KZ × S × S. ZnnPhi requires such
data layout in order to maximize the efficiency of SIMD instruction utilization, and it
prevents ZnnPhi from being pluggable into mainstream deep learning frameworks.
Additionally, ZnnPhi heavily relies on metaprogramming through C++ templates,
which means that layer parameters, such as image and kernel sizes, have to be known
during compile time. This allows ZnnPhi to rely on compile time optimizations in order
to produce maximally efficient code for each parameter configuration. However, this
adds another obstacle to integrating ZnnPhi into a mainstream deep learning frame-
works. Most deep learning frameworks allow user-supplied C++ layer implementations,
but they either require them as a compiled shared object or as generic source code. Nei-
ther option is compatible with ZnnPhi, because ZnnPhi kernels need to be recompiled
for each layer configuration.
In order to support ZnnPhi, PZnet compiler generates C++ source code which di-
rectly corresponds to the provided model. Then, Intel C++ Compiler is invoked in or-
der to produce optimized shared library object files. All PZnet layers support ZnnPhi
blocked memory layout. PZnet implicitly performs memory layout transformations for
the input and output data tensors in order to provide standard input and output formats.
3 Optimizations
Optimizations performed by PZnet are mainly aimed at reducing the number of memory
traversals introduced by non-convolutional layers layers (batchnorm, scale, activation,
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Fig. 1: PZnet optimization flow
etc). We modify ZnnPhi convolutional kernel in order to be able to perform several
layer operations in one memory pass. The overall optimization flow of PZnet is shown
on Fig 1.
First, we fuse convolution layers with element-wise addition layers, which are com-
monly introduced by residual connections. After element-wise layers are fused into
convolutions, more convolution layers immediately precede batch normalization and
scale layers (Fig 1). During inference time, both batch normalization and scale lay-
ers perform linear transformations of tensors. Weights of the convolution layers can be
modified in order to take account for subsequent linear transformation layers, and so
we are able to fuse batch normalization and scale layers into the preceding convolu-
tion. After linear transformation layers are fused, convolutions are commonly followed
by activation layers. We modify ZnnPhi primitives in order to apply activation func-
tion to the convolution outputs before they are written out to memory. Finally, after
element-wise addition, linear transformation and activation layers are removed, most of
convolution layer outputs are used inputs of the subsequent convolution layers. Thus,
we can eliminate explicit input padding of the inputs by making convolution layers pro-
duce padded outputs, which saves additional memory traversals. Overall, optimization
by 7− 12% is performed, depending on CPU parameters and network architecture.
3.1 Element-wise Addition Fusion
State-of-the-art 3D segmentation models often include residual connections[14], result-
ing in up to 1 element-wise addition layer per 3 convolution layers. We observe that we
can eliminate these layers by modifying ZnnPhi convolution implementation.
ZnnPhi achieves cache efficiency by implementing convolution as series of hier-
archical primitives, with each higher level primitive utilizing the lower level ones in
order to complete more complex tasks. The lowest level ZnnPhi primitive, called sub-
image primitive, will be extended in this work. The goal of the sub-image primitive is
to compute the contribution S consecutive input feature maps to a small patch in the
consecutive S output feature maps, where S is the SIMD width for the given instruction
family. For example, Fig 2 illustrates an application of 2 sub-image primitives, black
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and gray, for the case when S = 2. Both applications of the primitive target the same
patches in output feature maps 3 and 4. The gray application initializes output patches
to the bias values for the given output feature maps and adds to them the result of
convolving kernels with patches in input feature maps 1 and 2. The black application
finishes the computation by adding on the result of convolving kernels with patches in
input feature maps 3 and 4.
Sub-image primitive is designed to maximize register reuse and L1 cache hitrate.
It is used by higher level primitives repeatedly in order to generate full output feature
maps.
Fig. 2: Application of two ZnnPhi sub-image primitives to the black patches in the out-
put feature maps (SIMD width = 2). Each application computes the contribution of
SIMD width consecutive feature maps to the black output patch regions. After A and
B are applied, the output patches will hold their final values.
Element-wise Addition Fusion is performed as follows. Assume that element-wise
addition layer E receives two input tensors which are produced by layers L1 and L2.
Without loss of generality, we assume that L1 is a convolution layer. The following
conditions need to be satisfied for fusion of E and L1. First, element-wise addition E has
to be the only consumer of the output produced by convolution L1. Second, there must
exist a topological ordering of the network graph in which L1 appears after L2. If both
of these conditions are satisfied, element-wise addition E can be fused into convolution
L1. After the fusion, the tensor produced by L2 is passed to L1 as an additional Base
argument. Lastly, the additive flag for L1 is set to true. When the additive flag is set to
true, the first application of the sub-image primitive initializes the output values to be
the sum of the layer bias and the Base argument.
3.2 Element-wise Addition Fusion
Element-wise Addition Fusion is performed as follows. Assume that element-wise ad-
dition layer E receives two input tensors which are produced by layers L1 and L2.
Without loss of generality, we assume that L1 is a convolution layer. The following
conditions need to be satisfied for fusion of E and L1. First, element-wise addition E
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has to be the only consumer of the output produced by convolution L1. Second, there
must exist a topological ordering of the network graph in which L1 appears after L2. If
both of these conditions are satisfied, element-wise addition E can be fused into convo-
lution L1. After the fusion, the tensor produced by L2 is passed to L1 as an additional
Base argument. Lastly, the additive flag for L1 is set to true. When the additive flag is
set to true, the first application of the sub-image primitive initializes the output values
to be the sum of the layer bias and the Base argument.
3.3 Linear Transformation Fusion
Let’s define a notation in which convolution layer takes an input of N input feature
maps and produces an output of M feature maps, with each output feature map Om
described as
Om =
N∑
n=1
In ∗Knm +Bm
where In denotes input feature map n, K denotes convolution kernel and B denotes
bias. For layers that perform linear transformation during inference, such as batch nor-
malization and scaling, the computation of each output feature map can be described
as
Om = Im ·Mm +Am
where Mm and Am denote multiplicative and additive weights for feature map m.
The combined computation of a convolution layer followed by a linear transforma-
tion layer can be described as
Om = (
N∑
n=1
In ∗Knm +Bm) ·Mm +Am =
=
N∑
n=1
In ∗ (Knm ·Mm) + (Bm ·Mm +Am)
which is equivalent to performing a convolution with kernel K ′nm = Knm ·Mm and
biasB′m = Bm ·Mm+Am. Thus, we can eliminate linear transformation layers that im-
mediately follow convolutions by performing the corresponding weights modifications.
Note that this optimization applies only to inference, as presence of batch normalization
and scale significantly affects network behavior during training.
3.4 Activation Fusion
In ZnnPhi the sub-image primitive is applied repeatedly to each output patch, with
the final application storing the output patch values to memory. We observe that when
convolution is immediately followed by activation, activation functions can be applied
to output during the final application of sub-image primitive to each patch. This way
the computed output values are already in cache during application activation, which
eliminates memory traversal overhead caused by activation layers.
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3.5 Padding Transformation
ZnnPhi does not support input padding, and so explicit padding layers have to be added
to the IR of the network after the parsing phase. Padding cannot be done in-place,
which means that memory traversals introduced by padding layers especially hurt in-
ference efficiency. Moreover, due to specificity of the data layout required by ZnnPhi,
the memory must be moved in a disjoint small junks in order to perform padding, which
further hurts efficiency.
However, ZnnPhi allows the user to specify strides for each of the output dimen-
sions. We observe that by manipulating the stride values for the spacial dimensions we
can make ZnnPhi convolutions produce padded outputs. Thus, when two convolutions
follow each other, the first convolution can produce output which is already padded for
the second convolution. More formally, whenever all consumers of a convolution layer
output require the same spacial padding, explicit input padding for the consumers can
be avoided by generating padded output at the producer layer.
Fig 3 illustrates how manipulating initial offset and strides can be used in order to
generate padded outputs for row-major memory layout. In the illustrated case, a 2D
image is to be padded by 1 in box x and y dimensions. This can be achieved by setting
the initial offset to be size(y) + 3, and the stride for the y dimension to be size(y) + 2.
Analogously, padding can be generated for 3D images with ZnnPhi blocked memory
layout.
Fig. 3: Left: operation of the padding layer. Right: memory layout of the image before
and after padding. The padded output can be viewed as a representation of the input
image with initial offset = x side+ 3 and y stride = x side+ 2
4 Evaluation
4.1 Setup
The experiments in this section are performed on major types of CPU and GPU compute
instances from Amazon Web Services (AWS), namely c4, c5, p2 and p3 instance types.
Processing of volumetric datasets is generally done by breaking the volume into a
large number of smaller patches. The segmentation result of each patch is computed as
a separate task. When all of the patches are computed, the results are concatinated to
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obtain the final result. Small task granularity minimizes distortions caused by instance
termination, which makes spot instances a perfect choice of for large scale inference.
Small task granularity also encourages the use of small instances for execution of
each individual task. It is easier to achieve high utilization on small number of cores,
as it reduces the effects of inter core communication, synchronization, and simplifies
parallelization. In other words, it is more efficient to allocate a large number of small
workers than a small number of bigger workers. Consequently, our experimentation
uses the smallest CPU instances that can support sufficient RAM to hold the network.
Fig. 4: Comparison between CPU performance of PZnet, Tensorflow and PyTorch
(lower is better).
4.2 Network Architectures
The evaluation is done on 3 variants of 3D Unet, which is the state-of-the-art archi-
tecture for 3D image segmentation. The original 3D Unet uses convolutions with no
padding and high numbers of feature maps. Several works propose using a modifica-
tion of this architecture where padding was introduced in order to keep the input and
output image size same [15]. Recent works [9,18,14] in 3D segmentation also include
residual connections at each level of the UNet. For our evaluation, we use the original
3D unet as proposed by [7], a symmetric variation with padded convolutions, reduced
number of features and addition instead of merging layers, and a residual variation used
in [14]. These architectures will be referred to as Original, Symmetric, and Residual for
the rest of this paper. As modern practices suggest, we include batch normalization and
scaling layers after each convolution. We also use ELU as the activation function.
Fig. 5 depicts the structure of Unet architecture families. Each network is com-
posed of multiple levels of so-called convolutional blocks, connected to each other ei-
ther through upsampling or downsampling layer (Fig. 5 left). Convolutional blocks of
Original and Symmetric variations are contain two consecutive convolutional layers,
each followed by batch normalization and activation. Residual variation adds an addi-
tional residual connection and an additional convolutional layer to each block (Fig. 5
right).
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The three architectures also differ in the number of featuremaps used for convo-
lutions. The Original architecture uses 64 featurmaps for the convolutions on the first
level, and doubles the number of convolutions on each consequent level. Symmetric ar-
chitecture uses twice less featuremaps on each level. Reduced number of featuremaps is
to compensate for the fact that Symmetric architecture uses convolution input paddding,
and so the dimensions of each featuremap is higher. Residual architecture reduces the
number of features even further, starting at 28 and going up in increments of 8 and 16
at each level, as described in [14].
For the timing experiments, weights were initialized with Xavier initialization [10]
for the convolutional layers and as an identity for linear transformation layers. Each
measurement was repeated for 60 iterations after a warm-up period of 10 iterations.
Fig. 5: Left: generic Unet architecture with N-1 downsamples, upsamples and skip con-
nections, Right: Convolutional block types for each model used in evaluation. BN cor-
responds to Batchnorm followed by Scale and Activation function
4.3 CPU Performance
In this experiment, we show that PZnet outperforms Tensorflow and Pytorch for 3D
inference. Fig. 4 compares CPU performance of PZnet, Tensorflow, and Pytorch. Sym-
metric architecture has the largest intermediate featuremaps, and the matrix multipli-
cation 3D convolution implementation used in Tensorflow and Pytorch grows quadrat-
ically with featuremap sizes. This leads to RAM requirement that cannot be fulfilled
with the low-core AWS instances used for experimentation.
Tensorflow version used for evaluation was compiled with MKL, FMA and AVX2
support. Despite our best efforts, the master branch of Tensorflow could not be com-
piled with AVX512 support without producing segmentation faults during network in-
ference. Tensorflow inference optimization scripts where used prior to timing. Pytorch
implementation was also compiled with MKL and AVX2 support. The results show
that PZnet outperforms Tensorflow by more than 3.4x for all of the experiment settings,
and outperforms Pytroch by more than 2.27x. PZnet achieves maximum speedups over
Tensorflow and Pytorch for Residual architecture. As will be shown later in this section,
Residual architecture benefits most from the optimizations.
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4.4 Cost Efficiency
Basic Blocks In this experiment, we show that when convolutional feature number
is small, CPU inference with PZnet can outperform GPU infererence in terms of cost
efficiency. Inference of convolutional blocks with 8 to 32 featuremaps are timed on
CPU and GPU instances. The results of the experiment are shown on Fig. 6. The X axis
corresponds to the number of featuremaps used in each of the convolutional layers. The
Y axis corresponds to the effective dollar price per patch. Price per patch is obtained
by multiplying the execution time by the hourly price of the used AWS instance. The
results show that when the featuremap number is small, CPUs can outperform GPUs in
terms of price efficiency. In particular, when the featuremap number is 16, CPUs can
be more than twice cheaper. GPUs outperformed CPUs for featuremap number greater
than 32.
Fig. 6: Cloud cost comparison for running 3D Unet basic block on various hardware
(lower is better). Dashed lines correspond to GPU inference with Tensorflow, solid
lines correspond CPU inference with PZnet. Left: featuremap range 8 to 32. Right:
featuremap range 8 to 64.
Full Networks In this experiment, we study cost efficiency comparison between CPUs
and GPUs on full network arcitectures. Three network architectures are tested overall:
Original, Symmetric, and Residual variations of 3D Unet. The results of the experiment
are presented in Table 1. Price per patch is obtained by multiplying the execution time
by the hourly price of the used AWS instance. CPU inference is run with PZnet. CPU
price per patch is taken to be the lowest among c4 and c5 instances for each data point.
GPU price per patch are taken as the best of running Pytorch and Tensorflow accross
p2 and p3 instances for each data point.
For the networks with high number of featuremaps (Original, Symmetric), GPU
cost per patch is lower than CPU cost per patch by factors of 2.76x and 1.82x. How-
ever, when the feature number becomes small (Residual) CPU cost efficiency is lower
than GPU cost efficiency by a factor of 1.49x. This confirms the hypothesis that CPU
inference can be competitive with GPU inference in terms of cost efficiency when the
featuremap number is low.
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Table 1: Inference Cost Efficiency
Price Per Patch (USD)
Platform Original Symmetric Residual
CPU 2.45E-05 4.47E-05 2.53E-05
GPU 8.86E-06 2.45E-05 3.77E-05
Best Platform GPU GPU CPU
Margin 2.76x 1.82x 1.49x
4.5 Optimizations
The Table 2 presents the effects of the optimizations performed by PZnet. The original
variation of 3D Unet benefits the least from the optimizations. The reason for that is two
fold. First of all, original Unet uses the biggest numbers of featuremaps, which makes
convolutions take bigger proportion of the total network runtime. Additional memory
traversals and linear transformations take smaller proportion of the total inference time,
and so their elimination is less critical for achieving high performance. Second, the
Original variation of 3D does not use convolution input padding or element-wise addi-
tion. Thus, neither Output Padding Transformation nor Addition Fusion can be applied
to the Original variation. Optimizations provide most benefits to the residual version
of the UNet. This can be explained by the fact that residual UNet uses the smallest
number of feature maps, which makes eliminated transforms and a large number of
element-wise addition layers.
Table 2: Full optimization speedup
ELU
Instance Original Symmetric Residual
c4 11.2% 14.9% 18.0%
c5 9.4% 17.2% 20.0%
Fig 7 breaks down the contribution of each optimization stage to the total speedup
for each of the studied network architectures. Since Addition Fusion is used as an
enabling optimization for Activation Fusion and Linear Fusion, its effects cannot be
isolated. The results show that all three of the remaining optimizations, namely Liner
Fusion, Activation Fusion and Padding Elimination contribute significantly to the to-
tal optimization speedup. The exception is the Original variation, which does not use
convolution input padding, and so the Padding Elimination can have no effect.
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Fig. 7: Effects of the optimization stages on the final performance. Measured on Intel
Hasswell (AWS C4)
5 Related Work
Existing deep learning frameworks perform graph-level and memory allocation opti-
mizations [22]. Theano [5] and MXNet [6] implement arithmetic optimizations, such
as folding of layers that multiply or add by scalar constants. Tensorflow [4] provides
an option to freeze the network graph for inference. The optimizations performed by
Tensorflow during freezing include removing train-only operations and remove nodes
of the graph that are never reached given output node.
Recently, Tensorflow introduced an optimization that fuses batch normalization
weights into the convolution kernel, similar to PZnet. NVIDIA Tesla RT[3] provides
fusions of convolution, bias and ReLU layers. However, the package does not provide
3D convolution support, which makes it inapplicable to 3D biomedical image process-
ing.
There has been several efforts to have CPU-efficient convolution implementations.
ZNNi[25] combines CPU and GPU primitives for 3D ConvNet inference. Greater amount
of RAM available on CPU workers allows CPU primitives to process bigger input vol-
umes, which reduces the wasted computation at the volume border. Intel provides a
Caffe branch[1] which utilizes MKL and MKLdnn libraries [2]. Same as PZnet, Intel
Caffe supports blocked data format. Unlike PZnet, Intel Caffe supports both training
and inference. The crucial difference between PZnet and Caffe is that Intel Caffe and
its underlying libraries do not support 3D convolutions.
6 Conclusion
We presented PZNet, an inference-only deep learning engine which is optimized for 3D
inference on Intel Xeon CPUs. It utilizes ZNNPHi [26], the state-of-the-art direct 3D
convolution implementation. Additionally, we perform a series of inter-layer optimiza-
tions which reduce inference time by up to 20% and evaluate on state-of-the-art dense
prediction neural network architectures frequently used for biomedical image analysis.
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PZnet outperforms MKL-based [1] CPU implementations of PyTorch and Tesorflow
by 3-8x. Moreover, we show PZNet CPU inference can be competitive with CUDnn
based GPU inference in terms of cloud price efficiency. In the specific case of [14],
PZnet is able to outperform GPU inference in terms of cost efficiency by 50%.
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